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Abstract 
A divider-less PLL exploits a phase detector that directly 
samples the VCO with a reference clock. No VCO sampling 
buffer is used while dummy samplers keep the VCO spur 
<-56dBc. A modified inverter with low short-circuit current 
acts as a power efficient reference clock buffer. The 2.2GHz 
PLL in 0.18μm CMOS achieves -125dBc/Hz in-band phase 
noise with only 700μW loop-components power. 
Introduction 
Clock multiplication PLLs with very low jitter have recently 
been proposed based on sub-sampling [1,2] and injection 
locking [3,4]. In a PLL, the VCO dominates the out-of-band 
phase noise while the loop-components dominate the in-band 
phase noise. The sub-sampling (SS) PLL [1,2] can achieve 
very low in-band phase noise because: 1) divider noise is 
eliminated; 2) the phase detector (PD) and charge pump (CP) 
noise is not multiplied by N2. This paper describes a new 
SSPLL design aiming to drastically reduce the 
loop-components power while maintaining its superior 
in-band phase noise performance.  
Proposed Low Power SSPLL 
Fig. 1(a) shows the low power SSPLL architecture. A 
sub-sampling phase detector (SSPD) samples the VCO with a 
reference clock Ref and converts VCO phase error into 
sampled voltage variation. A CP converts the sampled voltage 
to current. A Pulser controls the CP gain and simplifies the 
SSPD design to a track-and-hold [1]. A frequency locked loop 
ensures correct frequency locking and is disabled after locking 
to save power. In a SSPLL the PD and CP noise contributions 
are low and thus their power can be scaled down progressively. 
The VCO and Ref buffers for the SSPD then become the 
bottlenecks for low power. In [1], they account for 30% and 
60% of the total loop-components power, respectively. In this 
design, we propose two techniques to alleviate these 
bottlenecks: 1) direct sampling of the VCO without buffer 
while keeping the disturbance to the VCO low; 2) power 
efficient Ref buffering with drastically reduced short-circuit 
current. 
Fig. 2 shows the LC VCO and SSPD schematic. Different 
from [1], no buffer is used between the VCO and SSPD 
samplers. This saves power as buffers running at fVCO are 
power consuming. The samplers use PMOS switches since the 
VCO DC level is high. A concern of this buffer-less direct 
VCO sampling is the disturbance to the VCO operation. When 
Ref turns on/off the sampling switch, the VCO is 
loaded/un-loaded by the sampling capacitors Csam. The VCO 
load and thus fVCO is changed resulting in binary frequency 
shift keying (BFSK), causing spurs at integer multiples of fref. 
In order to reduce this effect, dummy samplers are added as  
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Fig. 1. Sub-Sampling PLL (a) architecture, (b) phase domain model. 
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Fig. 2. Schematic of the VCO and SSPD. 
shown in Fig. 2, which are controlled by the inverted Ref. A 
transmission gate (not shown in the figure) compensates the 
inverter delay. Due to the complementary switching of the 
sampler and its dummy, the VCO load does not change over 
time and the BFSK effect is compensated. In reality, the 
compensation is not perfect due to capacitor mismatch ΔCsam 
between the sampler and its dummy. Since ΔCsam scales with 
the value of Csam, it is desirable to have a small Csam for a low 
spur level. However, a smaller Csam means more sampler noise. 
With the phase domain model in Fig. 1(b), the in-band phase 
noise due to the samplers can be derived as 
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With fref=55MHz and VCO amplitude AVCO=0.4V, Csam is 
chosen to be 10fF resulting in -136dBc/Hz, 10% of the 
targeted -126dBc/Hz of [1].  
In order to properly sample the GHz VCO, Ref should have a 
steep sampling edge with a slew rate (SR) higher than the VCO 
SR. In most applications, Ref is derived from a sine wave 
crystal oscillator (XO) which often has a much lower SR than 
the VCO since fref << fVCO. A buffer converting the sine XO 
into a square wave Ref is thus needed. In the 10s-of-MHz 
frequency range, a CMOS inverter buffer is more power 
efficient than a CML buffer as it mainly consumes dynamic 
power. Noise on Ref is critical for in-band phase noise as it is 
still multiplied by N2 when transferred to the SSPLL output; 
see Fig. 1(b). Thus large inverters need to be used at the 
expense of power. As the input SR is low and output SR high, 
power is wasted due to the “short-circuit” current caused by 
simultaneous conduction of the NMOS and PMOS transistors 
during switching.  
In a sampling process, only one of the two clock edges is 
used as the sampling edge. In this SSPD design (Fig. 2), the 
Ref rising edge is the sampling edge. For low noise sampling, 
the Ref sampling edge is highly critical and needs to be clean 
while the other Ref edge is not relevant. Fig. 3 shows the 
proposed Ref buffer, which exploits this property to drastically 
reduce power. A similar circuit has been used in [2] to control 
the Ref duty cycle. Here we exploit it to achieve low power. 
The idea is to directly convey the critical edge and re-position 
the other non-critical edge at a convenient place to avoid the 
short-circuit current. The buffer core is an inverter with an 
NMOS N1 and a PMOS P1. N1 is directly connected to XO as 
in a conventional inverter, while a timing control circuit (TCC) 
is inserted between P1 and XO. The TCC consists of two delay 
cells Δt1 and Δt2 and a few standard logic gates. It generates a 
narrow pulse VGP from the XO and controls the gate of P1. As 
shown in Fig. 3, Δt1 and Δt2 are set such that the time when VGP 
is low (P1 conducts) and the time when XO is higher than the 
threshold of N1 (N1 conducts) are non-overlapping. Since fref 
is low, this timing plan is easy to achieve. In this way, N1 and 
P1 will not conduct simultaneously thereby eliminating the 
short-circuit current. Since the Ref rising edge is the critical 
sampling edge, the size of N1 is kept big to maintain a low 
sampling edge noise, while the TCC and P1 use small sizes to 
save power as they only add noise to the non-critical edge. The 
first block Inv1 in the TCC is a conventional inverter and has 
the slow XO as its input. It thus still has short-circuit current, 
but the contribution to the total buffer power is negligible as its 
size is small. The proposed buffer thus greatly reduces power 
while maintaining the critical edge’s noise performance. 
Experimental results 
The 2.2GHz PLL was fabricated in standard 1.8V 0.18-µm 
CMOS with an active area of 0.4 x 0.5 mm2 (Fig. 4). Measured 
in-package with a 1.8Vp-p 55MHz XO as input, the in-band 
phase noise £in-band at 200kHz is -125dBc/Hz as shown in Fig. 
4. The jitter integrated from 10kHz to 100MHz is 0.16psrms. 
The PLL loop-components consume 0.7mW and the VCO 
1.8mW. The worst case reference spur measured from 20 chips 
while changing Ref duty cycle is -56dBc. Fig. 5 summarizes 
the PLL performance and benchmarks it to low jitter PLLs. 
This design has the best PLL FOM. Note that we directly used 
a 55MHz sine-wave XO as the PLL input while [3] used a 
50MHz square wave and [4] used a 1GHz sine wave. 
Compared with [1], the loop-components power is 8x lower 
while £in-band is only 1dB worse. Compared with [2], the 
loop-components power is 3x lower while £in-band is 4dB better.  
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Fig. 3. Schematic and timing diagram of the low power buffer. 
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Fig. 4. Measured PLL output phase noise. 
This Work [1] [2] [3] [4-chip A] [4-chip B]
fout (GHz) 2.21 2.21 2.21 3.2 20 20
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Fig. 5. Performance summary and comparison. The un-referenced 
ones are the PLL designs with the best FOM in last 10 years’ ISSCC, 
marked with “Year_PaperNumber”.     
